

WINSTAR Display Co.,Ltd. 華凌光電股份有限公司

1.54 inch E-paper Display Series

WAA0154A2ANA4NXXX000



Product Specifications

Customer	Standard
Description	1.54" E-PAPER DISPLAY
Model Name	WAA0154A2ANA4NXXX000
Date	2024/07/10
Revision	1.0
	1

D	esign Engineerin	Ig
Approval	Check	Design



REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	Jul.10.2024	New Creation	ALL	





CONTENTS

1. Over View	5
2. Features	5
3. Mechanical Specifications	5
4. Mechanical Drawing of EPD module	6
5. Input /Output Pin Assignment	·7
6. Command Table	9
7. Electrical Characteristics	21
8. Optical Specifications	27
9. Typical Application Circuit	-28
10. Matched Development Kit	29
11. Reliability test	30
12. Typical Operating Sequence	31
13. Inspection method and condition	32
14. Handling, Safety and Environment Requirements	36
15. Packaging	37
16. Precautions	-38



1. Over View

WINSTAR

WAA0154A2ANA4NXXX000 is a TFT active matrix electrophoretic display, with interface and a reference system design. The 1.54" active area contains 200×200 pixels, and has 1-bit black/white full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

2.Features


- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable
- Commercial temperature range
- Landscape, portrait mode
- Antiglare hard-coated front-surface
- Low current sleep mode
- On chip display RAM
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and source driving voltage
- I2C Signal Master Interface to read external temperature sensor
- Available in COG package IC thickness 300um

3.Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	1.54	Inch	
Display Resolution	200(H)×200(V)	Pixel	Dpi:184
Active Area	27.0(H)×27.0(V)	mm	
Pixel Pitch	0.14×0.14	mm	
Pixel Configuration	Square		
Outline Dimension	31.80(H)×37.32(V) ×1.0(D)	mm	
Weight	2.18±0.5	g	



4. Mechanical Drawing of EPD module



5. Input /Output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	0	N-Channel MOSFET Gate Drive Control	
3	RESE	Ι	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	0	I ² C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I ² C Interface to digital temperature sensor Data pin	
8	BS1	Ι	Bus Interface selection pin	Note 5-5
9	BUSY	0	Busy state output pin	Note 5-4
10	RES#	Ι	Reset signal input. Active Low.	Note 5-3
11	D/C#	Ι	Data /Command control pin	Note 5-2
12	CS#	Ι	Chip select input pin	Note 5-1
13	SCL	Ι	Serial Clock pin (SPI)	Y
14	SDA	Ι	Serial Data pin (SPI)	
15	VDDIO	Р	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	Р	Power Supply for the chip	
17	VSS	Р	Ground	
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	Р	FOR TEST	
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	С	VCOM driving voltage	



Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled Low.

Note 5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin

is pulled High, the data will be interpreted as data. When the pin is pulled Low, the data will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin (BUSY) is Busy state output pin. When Busy is High, the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

Outputting display waveform; or

Communicating with digital temperature sensor

Note 5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected. Please refer to below Table.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Command Table

Com	man	d Tal	ole													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti	ng			
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[8:0]= C				
0	1								0	A	-	MUX Gate	e lines set	ting as (A	[8:0] + 1)	.
0	1		0	0	0	0	0	0 B2	0 B1	A ₈ Bo		B[2:0] = 0 Gate scar B[2]: GD Selects th GD=0 [PC G0 is the output sec GD=1, G1 is the output sec B[1]: SM Change s SM=0 [PC G0, G1, C interlaced SM=1, G0, G2, C B[0]: TB	00 [POR] nning sequence DR], 1st gate of quence is 1st gate of quence is canning of DR], 52, G31) 54G19	out Gate output cha G0,G1, G output cha G1, G0, C order of ga 99 (left ar 8, G1, G3	I direction nnel, gate 2, G3, nnel, gate 33, G2, ite driver. nd right ga	e e
												TB = 0 [P TB = 1, so				X
					~											
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate A[4:0] = 0				
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀	Control	VGH setti				
												A[4:0]	VGH	A[4:0]	VGH	
									•			00h	20	0Dh	15	1
												03h	10	0Eh	15.5	1
												04h	10.5	0Fh	16	1
												05h	11	10h	16.5	1
												06h	11.5	11h	17	1
												07h	12	12h	17.5	1
												08h	12.5	13h	18	1
				-								07h	12	14h	18.5	1
												08h	12.5	15h	19	1
												09h	13	16h	19.5	1
												0Ah	13.5	17h	20	1
												0Bh	14	Other	NA	1
												0Ch	14.5			1
																-

Com	man	d Tal	ble											
	D/C#			D6	D5	D4	D3	D2	D1	D0	Comn	nand		Description
0	0	04	0	0	0	0	0	1	0	0	Sourc	e Driving	voltage	Set Source driving voltage
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Contro	-		A[7:0] = 41h [POR], VSH1 at 15V
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	1			B[7:0] = A8h [POR], VSH2 at 5V.
0	1		C ₇		C5	C4	C ₃	C ₂	C ₁	C ₀	-			C[7:0] = 32h [POR], VSL at -15V Remark: VSH1>=VSH2
-	 /B[7]	- 1	07	06	05	04	03							C[7] = 0,
VS	H1/V		/oltag	je se	tting	from	2.4V	VS				e setting	from 9V	VSL setting from -5V to -17V
to 8	.8V B[7:0]	Veh	1/VSH2		3[7:0]	VSH1	/VSH2		17V A/B[7:0]		H1/VSH2	A/B[7:0]	VSH1/VSH	2 C[7:0] VSL
	8Eh	-	2.4		Fh		.7		23h		9	3Ch	14	2 C[7:0] VSL 0Ah -5
	8Fh		2.5		80h		.8		24h		9.2	3Dh	14.2	0Ch -5.5
	90h 91h		2.6 2.7		81h 82h		.9 6		25h 26h	_	9.4 9.6	3Eh 3Fh	14.4 14.6	0Eh -6
	92h	_	2.8		33h		.1		27h		9.8	40h	14.8	10h -6.5
	93h	_	2.9		34h		.2		28h		10	41h	15	12h -7
	94h	+	3	+	85h		.3		29h		10.2	42h	15.2	14h -7.5 16h -8
	95h 96h	_	3.1 3.2		86h 87h		.4		2Ah 2Bh	_	10.4 10.6	43h 44h	15.4 15.6	
	97h		3.3		38h		.6		2Ch		10.8	45h	15.8	1Ah9
	98h		3.4		89h		.7		2Dh		11	46h	16	1Ch -9.5
	99h 9Ah		3.5 3.6		Bh		.8 .9	$ \vdash$	2Eh 2Fh	_	11.2 11.4	47h 48h	16.2 16.4	1Eh -10
	9An 9Bh	_	3.7	<u> </u>	Ch		7		30h		11.4	40n 49h	16.4	20h -10.5
	9Ch		3.8		Dh		.1		31h		11.8	4Ah	16.8	22h -11
	9Dh	_	3.9		Eh		.2		32h	_	12	4Bh	17	24h -11.5
	9Eh 9Fh		4		8Fh C0h		.3 .4		33h 34h	_	12.2 12.4	Other	NA	26h -12 28h -12.5
	A0h		4.2		21h		.5		35h		12.6			2011 -12.3 2Ah -13
	A1h	_	4.3		2h		.6		36h		12.8			2Ch -13.5
	A2h	-	4.4		C3h	-	.7		37h	_	13			2Eh -14
	A3h A4h		4.5 4.6		24h 25h	-	.8		38h 39h		13.2 13.4			30h -14.5
	A5h		4.7		C6h		8		3Ah		13.6			32h -15
	A6h	_	4.8	-	C7h	_	.1		3Bh		13.8			34h -15.5
	A7h A8h		4.9 5		28h 29h	_	.2							36h -16 38h -16.5
	A9h		5.1		Ah		.4							301 -10.5 3Ah -17
	AAh	-	5.2	+	Bh	-	.5							Other NA
	ABh		5.3	-	Ch	-	.6							
	ACh ADh		5.4 5.5	-	Dh Eh		.7							
	AEh	_	5.6		ther	-	IA							
0	0	08	0	0	0	0	1	0	0	0		Code Set Program	ting	Program Initial Code Setting
												-		The command required CLKEN=1.
														Refer to Register 0x22 for detail.
														BUSY pad will output high during
														operation.
0	0	09	0	0	0	0	1	0	0	1	Write	Register f	or Initial	Write Register for Initial Code Setting
	1930	03	1000			(26)) 		1000		_		Setting	or mud	Selection
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	-	County		A[7:0] ~ D[7:0]: Reserved
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀				Details refer to Application Notes of Initial
0	1		C7	C ₆	C 5	C ₄	C ₃	C ₂	C ₁	C ₀				Code Setting
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀				
0	0	0A	0	0	0	0	1	0	1	0		Register f Setting	for Initial	Read Register for Initial Code Setting
									1					<u> </u>

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description	
0	•											Description	
	0	0C	0	0	0	0	1	1	0	0	Booster Soft start		vith Phase 1, Phase 2 and Phase 3 ent and duration setting.
0	1		1	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control		
0	1		1	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		A[7:0] -> Soft sta = 8Bh	rt setting for Phase1
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		B[7:0] -> Soft sta	rt setting for Phase2
0	1		0	0	D ₅	D ₄	D ₃	D ₂	D ₁	Do	-	= 9Ch	[POR] rt setting for Phase3
												= 96h ([POR]
												D[7:0] -> Duration = 0Fh	
													tion of each byte:
												Bit[6:4]	Driving Strength
													Selection
												000	1(Weakest)
												001	2
												010	3
												011	4 5
												100	6
												101	7
												110	8(Strongest)
													o(Guongeat)
												Bit[3:0]	Min Off Time Setting of GDR [Time unit]
												0000	[Time unit]
													NA
												0011	2.6
												0101	3.2
												0110	3.9
												0111	4.6
												1000	5.4
												1001	6.3
												1010	7.3
												1011	8.4
												1100	9.8
												1101	11.5
												1110	13.8
												1111	16.5
												D[5:4]: du D[3:2]: du	ation setting of phase ration setting of phase 3 ration setting of phase 2 ration setting of phase 1
												Bit[1:0]	Duration of Phase [Approximation]
												00	10ms
												01	20ms
												10	30ms
												11	40ms
0	0	10	0	0	0	1	-	-	0		eep Sleep mode	Deep Sleep m	
0	1		0	0	0	0	0	0	A1	A ₀			scription
													rmal Mode [POR]
													ter Deep Sleep Mode 1
												11 Ent	ter Deep Sleep Mode 2
													mand initiated, the chip will
													eep Mode, BUSY pad will
												keep output hi	gh.
												Remark:	
													Sleep mode, User required

Com	mane	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A ₆	A5	A4	0	A ₂	A ₁	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1	15	0	0	0	0	0	1 A2	0 A1	A ₀	VCI Detection	A[2:0] = 100 [POR] , Detect level at 2.3V A[2:0] : VCI level Detect A[2:0] : VCI level Detect 011 2.2V 100 2.3V 101 2.4V 110 2.5V 111 2.6V
												Other NA Other NA The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail.
												After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection
0	1		A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A	Control	A[7:0] = 48h [POR], external temperatrure sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor	Write to temperature register.
0	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	Control (Write to	A[11:0] = 7FFh [POR]
0	1		A ₃	A ₂	A ₁	A ₀	0	0	0	0	temperature register)	
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	Control (Read from	
1	1		A ₃	A ₂	A ₁	A ₀	0	0	0	0	temperature register)	
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.

		d Ta										
₹/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control (Write Command	sensor.
0	1		B ₇	B ₆	B5	B ₄	B ₃	B ₂	B ₁	Bo	to External temperature	A[7:0] = 00h [POR],
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	sensor)	B[7:0] = 00h [POR], C[7:0] = 00h [POR],
										- •		
												A[7:6]
												A[7:6] Select no of byte to be sent 00 Address + pointer
												01 Address + pointer + 1st parameter
												10 Address + pointer + 1st parameter + 2nd pointer
												11 Address
												A[5:0] – Pointer Setting B[7:0] – 1 st parameter
												$C[7:0] - 2^{nd}$ parameter
												The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												After this command initiated, Write
												Command to external temperature sensor
												starts. BUSY pad will output high during
												operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
								60001				The Display Undets Convenes Ontion is
												The Display Update Sequence Option is located at R22h.
												BUSY pad will output high during
												operation. User should not interrupt this
												operation to avoid corruption of panel
												images.
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display Update
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	1	A[7:0] = 00h [POR] B[7:0] = 00h [POR]
												A[7:4] Red RAM option
												0000 Normal 0100 Bypass RAM content as 0
												1000 Inverse RAM content
												A [2,0] DIA/ DAM antian
												A[3:0] BW RAM option
												0000 Normal
												0000 Normal 0100 Bypass RAM content as 0
				-								0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence
0	0 1	11	0	0	0	1	0	0 A2	0 A1	1 Ao	Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content
-		11					-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0]
-		11		0			-				Data Entry mode setting	000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0]
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address.
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 — Y decrement, X decrement, 01 – Y decrement, X increment,
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X increment, 10 - Y increment, X decrement,
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 – Y decrement, X decrement, 01 – Y decrement, X decrement, 10 – Y increment, X increment, 11 – Y increment, X increment [POR]
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement Address automatic increment / decrement g The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 – Y decrement, X decrement, 01 – Y decrement, X increment, 10 – Y increment, X decrement, 11 – Y increment, X increment [POR] A[2] = AM
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement Address automatic increment / decrement gr The setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X decrement, 10 –Y increment, X decrement, 10 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address Set the direction in which the address
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 10 - Y decrement, X increment, 11 - Y increment, X increment, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after dat are written to the RAM.
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrements Setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X increment, 10 - Y increment, X increment, 11 - Y increment, X increment, A[2] = AM Set the direction in which the address counter is updated automatically after dat are written to the RAM. AM= 0, the address counter is updated in Define dates counter is updated in
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 10 - Y increment, X decrement, 11 - Y increment, X increment, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after dat are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR]
-		11		0			-				Data Entry mode setting	0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X increment, 10 - Y increment, X increment, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after dat are written to the RAM. AM= 0, the address counter is updated in

Com	man	d Ta	ble		а р				e	525			
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Option	on:
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control 2	Enable the stage for Master Ac A[7:0]= FFh (POR)	
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal → Enable Analog	C0
												Disable Analog ➔ Disable clock signal	03
												Enable clock signal	
												Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1
												Enable clock signal > Load temperature value > Load LUT with DISPLAY Mode 2 > Disable clock signal	B9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entrie written into the BW RAM until a command is written. Address pr advance accordingly	nother
												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) =	

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly.
												For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly.
												The 1 st byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
0	0	29	0	0	1	0	1 A3	0 A2	0 A1	1 A ₀	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired. A[3:0] = 9h, duration = 10s.
												VCOM sense duration = (A[3:0]+1) sec
	0		0	0				0	4		Deserve MOOM OTD	
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
0	0	2B	0	0	1	0	1	0	1	1	Write Register for VCOM	This command is used to reduce glitch
0	1		0	0	0	0	0	1	0	0	Control	when ACVCOM toggle. Two data bytes
0	1		0	1	1	0	0	0	1	1		D04h and D63h should be set for this command.

Com	man	d Ta	ble												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descrip	tion		
0 0	0 1	2C	0 A7	0 A ₆	1 A5	0 A4	1 A3	1 A2	0 A1	0 A0	Write VCOM register		COM registe 00h [POR]		ICU interface
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.3	48h	-1.8
												10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h	-0.8	5Ch	-2.3
												24h	-0.9	60h	-2.4
												28h	-1	64h	-2.5
												2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
•	0		•	•		•			•					D: 1	. .:
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for Display Option	Read R	legister for	Display	Option:
1	1		A ₇	A ₆	A ₅	A 4	A ₃	A ₂	A ₁	A ₀		A[7:0]	VCOM OT	P Selecti	on
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀			and 0x37,		
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀			57 28 - 50 - 50 - 50 - 50 - 50 - 50 - 50 - 5		
1	1		D7	D_6	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			VCOM Reg		
1	1		E7	E ₆	E ₅	E4	E ₃	E ₂	E ₁	Eo		(Comm	and 0x2C)		
1	1		F ₇	F ₆	F ₅	F ₄	Fз	F ₂	F ₁	Fo		C[7:0]~	G[7:0]: Dis	play Moo	le
1	1		G7	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go			and 0x37,		
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H₀		[5 bytes			
1	1		17	I 6	15	4	I 3	12	I1	lo		117.01	KI7.01. M/a	informa l	lanaian
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo			K[7:0]: Wa and 0x37,		
1	1		K ₇	K ₆	K ₅	K ₄	K ₃	K ₂	K ₁	Ko		[4 bytes		byte o t	b byte b)
			TV/	1.0	13	1 14	13	112	IXI	110		1.000	-		
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10	Byte User	ID store	ed in OTP:
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A		A[7:0]]~.	J[7:0]: Use		Byte A and
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo			[10 bytes]		
-			-						-						
1	1		C ₇				C ₃		C ₁	C ₀					
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀					
1	1		E7	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀					
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	Fo					
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀					
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H₀					
1	1		I 7	l 6	I 5	4	3	12	l ₁	lo					
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo					

Com	man	d Ta	ble									
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
1	1		0	0	A ₅	A ₄	0	0	A ₁	A ₀		A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready
												A[4]: VCI Detection flag [POR=0] 0: Normal
												1: VCI lower than the Detect level A[3]: [POR=0]
												A[2]: Busy flag [POR=0] 0: Normal
												1: BUSY A[1:0]: Chip ID [POR=01]
												Remark: A[5] and A[4] status are not valid after
												RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
												respectively.
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command.
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
							·			, ,		
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
												RU
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1	52	0 A7	A ₆	A ₅	A ₄	A ₃	A ₂	н А1	A ₀	While LOT register	[153 bytes], which contains the content of
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		VS[nX-LUTm], TP[nX], RP[n], SR[nXY],
0	1			1	:		:	:	:	:		and FR[n] Refer to Session 6.7 WAVEFORM
0	1		•			•	•	·	•	•		SETTING
0	0	24	0	0	4	4	0	4	0	0		CDC solution contract
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1681 application note.
												BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read
1	1		A ₁₅		<u> </u>			A ₁₀	A ₉	A ₈		A[15:0] is the CRC read out value
1	1		A 7	A ₆	A ₅	A ₄	Аз	A ₂	A 1	A ₀		



(/ V /#		d Ta	2007/000000	DO		D.	DO	DO	D.f		0	Description
	D/C#			D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												BUSY pad will output high during
		-										operation.
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display	Write Register for Display Option
0	1		A ₇	0	0	0	0	0	0	0	Option	A[7] Spare VCOM OTP selection
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo	-	0: Default [POR]
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		1: Spare
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do		B[7:0] Display Mode for WS[7:0]
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀	-	C[7:0] Display Mode for WS[15:8]
0	1		0	F ₆	0	0	F ₃	F ₂	F ₁	Fo		D[7:0] Display Mode for WS[23:16]
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go	•	E[7:0] Display Mode for WS[31:24] F[3:0 Display Mode for WS[35:32]
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H₀	-	0: Display Mode 1
0	1	3	17	I ₆	15	4	13	12	11	lo	-	1: Display Mode 2
0	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo	-	F[6]: PingPong for Display Mode 2
												0: RAM Ping-Pong disable [POR]
												1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform
												version.
												Demostra
												Remarks: 1) A[7:0]~J[7:0] can be stored in OTP
												2) RAM Ping-Pong function is not suppo
												for Display Mode 1
•	•		-									
0	0	38	0	0	1 A5	1 A4	1	0	0	0	Write Register for User IL	Write Register for User ID A[7:0]]~J[7:0]: UserID [10 bytes]
0					A5	A4	A ₃	A ₂	A ₁	Ao		
0			A ₇	A ₆			D	D	D			
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	F	Remarks: A[7:0]~J[7:0] can be stored in
0	1		B7 C7	B ₆ C ₆	B₅ C₅	B ₄ C ₄	C ₃	C ₂	C ₁	B ₀ C ₀	E	Remarks: A[7:0]~J[7:0] can be stored in OTP
0 0 0	1 1 1		B7 C7 D7	B6 C6 D6	B₅ C₅ D₅	B4 C4 D4	C₃ D₃	C ₂ D ₂	C ₁ D ₁	Bo Co Do	E	
0 0 0 0	1 1 1 1		B7 C7 D7 E7	B6 C6 D6 E6	B5 C5 D5 E5	B4 C4 D4 E4	C ₃ D ₃ E ₃	C ₂ D ₂ E ₂	C1 D1 E1	Bo Co Do Eo	E	
0 0 0 0	1 1 1 1 1		B7 C7 D7 E7 F7	$ \begin{array}{c} B_6 \\ C_6 \\ D_6 \\ E_6 \\ F_6 \end{array} $	B₅ C₅ D₅ E₅ F₅	B4 C4 D4 E4 F4	C ₃ D ₃ E ₃ F ₃	C ₂ D ₂ E ₂ F ₂	C ₁ D ₁ E ₁ F ₁	Bo Co Do Eo Fo	E	
0 0 0 0 0	1 1 1 1 1 1		B7 C7 D7 E7 F7 G7	$\begin{array}{c} B_6\\ C_6\\ D_6\\ E_6\\ F_6\\ G_6\\ \end{array}$	B5 C5 D5 E5 F5 G5	B4 C4 D4 E4 F4 G4	C ₃ D ₃ E ₃ F ₃ G ₃	C ₂ D ₂ E ₂ F ₂ G ₂	C ₁ D ₁ E ₁ F ₁ G ₁	Bo Co Do Eo Fo Go	E	
0 0 0 0 0 0 0	1 1 1 1 1 1 1 1		B7 C7 D7 E7 F7 G7 H7	$\begin{array}{c} B_6\\ C_6\\ D_6\\ E_6\\ F_6\\ G_6\\ H_6\\ \end{array}$	B5 C5 D5 E5 F5 G5 H5	$\begin{array}{c} B_4\\ C_4\\ D_4\\ E_4\\ F_4\\ G_4\\ H_4\\ \end{array}$	C ₃ D ₃ E ₃ F ₃ G ₃ H ₃	C ₂ D ₂ E ₂ F ₂ G ₂ H ₂	C1 D1 E1 F1 G1 H1	Bo Co Do Eo Fo Go Ho		
0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1		B7 C7 D7 E7 F7 G7 H7 I7	$\begin{array}{c} B_6\\ C_6\\ D_6\\ E_6\\ F_6\\ G_6\\ H_6\\ H_6\\ I_6\end{array}$	B5 C5 D5 E5 F5 G5 H5 I5	$\begin{array}{c} B_{4} \\ C_{4} \\ D_{4} \\ E_{4} \\ F_{4} \\ G_{4} \\ H_{4} \\ I_{4} \end{array}$	C ₃ D ₃ E ₃ F ₃ G ₃ H ₃	C ₂ D ₂ E ₂ F ₂ G ₂ H ₂ I ₂	C1 D1 E1 F1 G1 H1 I1	Bo Co Do Eo Fo Go Ho Io		
0 0 0 0 0 0 0	1 1 1 1 1 1 1 1		B7 C7 D7 E7 F7 G7 H7	$\begin{array}{c} B_6\\ C_6\\ D_6\\ E_6\\ F_6\\ G_6\\ H_6\\ \end{array}$	B5 C5 D5 E5 F5 G5 H5	$\begin{array}{c} B_4\\ C_4\\ D_4\\ E_4\\ F_4\\ G_4\\ H_4\\ \end{array}$	C ₃ D ₃ E ₃ F ₃ G ₃ H ₃	C ₂ D ₂ E ₂ F ₂ G ₂ H ₂	C1 D1 E1 F1 G1 H1	Bo Co Do Eo Fo Go Ho		
0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1	39	B7 C7 D7 E7 F7 G7 H7 I7	$\begin{array}{c} B_6\\ C_6\\ D_6\\ E_6\\ F_6\\ G_6\\ H_6\\ H_6\\ I_6\end{array}$	B5 C5 D5 E5 F5 G5 H5 I5	$\begin{array}{c} B_{4} \\ C_{4} \\ D_{4} \\ E_{4} \\ F_{4} \\ G_{4} \\ H_{4} \\ I_{4} \end{array}$	C ₃ D ₃ E ₃ F ₃ G ₃ H ₃	C ₂ D ₂ E ₂ F ₂ G ₂ H ₂ I ₂	C1 D1 E1 F1 G1 H1 I1	Bo Co Do Eo Fo Go Ho Io	OTP program mode	
0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1	39	B7 C7 D7 E7 F7 G7 H7 I7 J7	$\begin{array}{c} B_6\\ C_6\\ D_6\\ E_6\\ F_6\\ G_6\\ H_6\\ I_6\\ J_6\\ \end{array}$	B5 C5 D5 E5 F5 G5 H5 I5 J5	$\begin{array}{c} B_4\\ C_4\\ D_4\\ E_4\\ F_4\\ G_4\\ H_4\\ I_4\\ J_4\\ \end{array}$	C ₃ D ₃ E ₃ F ₃ G ₃ H ₃ I ₃ J ₃	$\begin{array}{c} C_2 \\ D_2 \\ E_2 \\ F_2 \\ G_2 \\ H_2 \\ I_2 \\ I_2 \\ J_2 \end{array}$	C1 D1 E1 F1 G1 H1 I1 J1	Bo Co Do Fo Go Ho Io	OTP program mode	OTP OTP program mode A[1:0] = 00: Normal Mode [POR]
0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 0	39	B7 C7 D7 E7 F7 G7 H7 I7 J7	$\begin{array}{c} B_6\\ C_6\\ D_6\\ E_6\\ F_6\\ G_6\\ H_6\\ I_6\\ J_6\\ \end{array}$	B₅ C₅ D₅ E₅ F₅ G₅ H₅ I₅ J₅	$ \begin{array}{r} B_4 \\ C_4 \\ D_4 \\ E_4 \\ F_4 \\ G_4 \\ H_4 \\ I_4 \\ J_4 \\ \end{array} $	C ₃ D ₃ E ₃ F ₃ G ₃ H ₃ I ₃ J ₃	$ \begin{array}{c} C_2 \\ D_2 \\ E_2 \\ F_2 \\ G_2 \\ H_2 \\ I_2 \\ J_2 \\ 0 \end{array} $	C1 D1 E1 F1 G1 H1 I1 J1	Bo Co Do Eo Fo Go Ho Io Jo	OTP program mode	OTP OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP
0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 0	39	B7 C7 D7 E7 F7 G7 H7 I7 J7	$\begin{array}{c} B_6\\ C_6\\ D_6\\ E_6\\ F_6\\ G_6\\ H_6\\ I_6\\ J_6\\ \end{array}$	B₅ C₅ D₅ E₅ F₅ G₅ H₅ I₅ J₅	$ \begin{array}{r} B_4 \\ C_4 \\ D_4 \\ E_4 \\ F_4 \\ G_4 \\ H_4 \\ I_4 \\ J_4 \\ \end{array} $	C ₃ D ₃ E ₃ F ₃ G ₃ H ₃ I ₃ J ₃	$ \begin{array}{c} C_2 \\ D_2 \\ E_2 \\ F_2 \\ G_2 \\ H_2 \\ I_2 \\ J_2 \\ 0 \end{array} $	C1 D1 E1 F1 G1 H1 I1 J1	Bo Co Do Eo Fo Go Ho Io Jo	OTP program mode	OTP OTP program mode A[1:0] = 00: Normal Mode [POR]
0 0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 0	39	B7 C7 D7 E7 F7 G7 H7 I7 J7	$\begin{array}{c} B_6\\ C_6\\ D_6\\ E_6\\ F_6\\ G_6\\ H_6\\ I_6\\ J_6\\ \end{array}$	B₅ C₅ D₅ E₅ F₅ G₅ H₅ I₅ J₅	$ \begin{array}{r} B_4 \\ C_4 \\ D_4 \\ E_4 \\ F_4 \\ G_4 \\ H_4 \\ I_4 \\ J_4 \\ \end{array} $	C ₃ D ₃ E ₃ F ₃ G ₃ H ₃ I ₃ J ₃	$ \begin{array}{c} C_2 \\ D_2 \\ E_2 \\ F_2 \\ G_2 \\ H_2 \\ I_2 \\ J_2 \\ 0 \end{array} $	C1 D1 E1 F1 G1 H1 I1 J1	Bo Co Do Eo Fo Go Ho Io Jo	OTP program mode	OTP OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP

Distributed by www.texim-europe.com

a na an	man D/C#			De	DE	D4	D2	DO	D4	DO	Command	Departmetic	
-			D7	D6	D5	D4	D3	D2	D1	DO	Command	Description	
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control		
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	A ₀			[POR], set VBD as HIZ. ct VBD option
												A[7:6]	Select VBD as
												00	GS Transition,
													Defined in A[2] and
													A[1:0]
												01	Fix Level,
													Defined in A[5:4]
												10	VCOM
												11[POR]	HiZ
													evel Setting for VBD
												A [5:4] FIX Le	VBD level
												00	VSS
												01	VSH1
												10	VSL
												11	VSH2
													sition control
													S Transition control
													Dutput VCOM @ RED)
													ollow LUT
												A [1:0] GS T	ransition setting for VBD
												A[1:0]	VBD Transition
												00	LUTO
												01	LUT1
I												10	
													LUT2
												11	LUT2 LUT3
												11	LUT3
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	0ption for LU	LUT3
0	0	3F	0 A7	0 A6	1 A5	1 A4	1 A3	1 A2	1 A1	1 A ₀	End Option (EOPT)	11 Option for LL A[7:0]= 02h [LUT3 JT end POR]
-	-	3F		-		-					End Option (EOPT)	11 Option for LU A[7:0]= 02h [22h Norm	LUT3 JT end POR] hal.
-	-	3F		-		-					End Option (EOPT)	11 Option for LU A[7:0]= 02h [22h Norm 07h Sour	LUT3 JT end POR] hal. ce output level keep
-	-	3F		-		-					End Option (EOPT)	11 Option for LU A[7:0]= 02h [22h Norm 07h Sour	LUT3 JT end POR] hal.
0	1		A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	Ao		11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ	LUT3 JT end POR] nal. ce output level keep ous output before power off
0	1	3F 41	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	End Option (EOPT) Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ	LUT3 JT end POR] nal. ce output level keep ous output before power off Option
0	1		A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	Ao	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF	LUT3 JT end POR] nal. ce output level keep ous output before power off Option R]
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAM	LUT3 JT end POR] nal. ce output level keep ous output before power off Option R] M corresponding to RAM0x24
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAM	LUT3 JT end POR] nal. ce output level keep ous output before power off Option R] M corresponding to RAM0x24
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAM	LUT3 JT end POR] nal. ce output level keep ous output before power off Option R] M corresponding to RAM0x24
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAI 1 : Read RAI Specify the s	LUT3 JT end POR] hal. ce output level keep ous output before power off Option R] M corresponding to RAM0x24 M corresponding to RAM0x24
0 0 0	1 0 1	41	A7 0 0	A ₆	A5 0 0	A4 0 0	A3 0 0	A2 0 0	A1 0 0	A ₀ 1 A ₀	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAI 1 : Read RAI Specify the s window addr	LUT3 JT end POR] hal. ce output level keep ous output before power off Option R] M corresponding to RAM0x24 M corresponding to RAM0x24 tart/end positions of the ess in the X direction by an
0 0 0 0	1 0 1 1 0 1	41	A7 0 0	A ₆	A5 0 0 0 A5	A4 0 0 0 A4	A ₃ 0 0 0 A ₃	A ₂ 0 0	A1 0 0 0 A1	A ₀ 1 A ₀ 0 A ₀	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAI 1 : Read RAI Specify the s	LUT3 JT end POR] hal. ce output level keep ous output before power off Option R] M corresponding to RAM0x24 M corresponding to RAM0x24 tart/end positions of the ess in the X direction by an
0 0 0 0 0	1 0 1 1	41	A7 0 0 0	A ₆	A5 0 0	A4 0 0	A ₃ 0 0 0	A2 0 0	A1 0 0	A ₀ 1 A ₀ 0	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAI 1 : Read RAI Specify the s window addr address unit	LUT3 JT end POR] al. ce output level keep ous output before power off Option R] M corresponding to RAM0x24 M corresponding to RAM0x24 tart/end positions of the ess in the X direction by an for RAM
0 0 0 0	1 0 1 1 0 1	41	A7 0 0 0	A ₆	A5 0 0 0 A5	A4 0 0 0 A4	A ₃ 0 0 0 A ₃	A ₂ 0 0	A1 0 0 0 A1	A ₀ 1 A ₀ 0 A ₀	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAM 1 : Read RAM Specify the s window addr address unit A[5:0]: XSA[5]	LUT3 JT end POR] al. ce output level keep ous output before power off Dption R] M corresponding to RAM0x22 M corresponding to RAM0x22 tart/end positions of the ess in the X direction by an for RAM 5:0], XStart, POR = 00h
0 0 0 0	1 0 1 1 0 1	41	A7 0 0 0	A ₆	A5 0 0 0 A5	A4 0 0 0 A4	A ₃ 0 0 0 A ₃	A ₂ 0 0	A1 0 0 0 A1	A ₀ 1 A ₀ 0 A ₀	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAM 1 : Read RAM Specify the s window addr address unit A[5:0]: XSA[5]	LUT3 JT end POR] al. ce output level keep ous output before power off Option R] M corresponding to RAM0x2 M corresponding to RAM0x2 M corresponding to RAM0x2 tart/end positions of the ess in the X direction by an for RAM
0 0 0 0 0 0	0 1 0 1 1 1	41 44	A7 0 0 0 0 0	A ₆ 1 0 1 0 0	A5 0 0 0 A5 B5	A4 0 0 0 A4 B4	A ₃ 0 0 0 A ₃ B ₃	A ₂ 0 0 1 A ₂ B ₂	A1 0 0 0 A1 B1	Ao 1 Ao 0 Ao Bo	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAI 1 : Read RAI 1 : Read RAI 1 : Read RAI A[5:0]: XSA[! B[5:0]: XEA[!	LUT3 JT end POR] hal. ce output level keep ous output before power off Dption R] M corresponding to RAM0x24 M corresponding to RAM0x24 tart/end positions of the ess in the X direction by an for RAM 5:0], XStart, POR = 00h 5:0], XEnd, POR = 15h
0 0 0 0 0 0	0 1 1 0 1 1 1 0	41	A7 0 0 0 0 0 0	A ₆ 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	As 0 0 0 0 As Bs	A4 0 0 0 A4 B4 0	A ₃ 0 0 0 A ₃ B ₃ 0	A ₂ 0 0 1 A ₂ B ₂ 1	A1 0 0 0 A1 B1	Ao 1 Ao 0 Ao Bo	Read RAM Option Set RAM X - address Start / End position Set Ram Y- address	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAI 1 : Read RAI 1 : Read RAI A[5:0]: XSA[! B[5:0]: XEA[! Specify the s	LUT3 JT end POR] al. ce output level keep ous output before power off Option R] M corresponding to RAM0x24 M corresponding to RAM0x24 tart/end positions of the ess in the X direction by an for RAM 5:0], XStart, POR = 00h 5:0], XEnd, POR = 15h tart/end positions of the
0 0 0 0 0 0 0 0 0 0	0 1 0 1 1 1 1 1	41 44	A7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A ₆ 1 0 1 0 1 1 0 1 A ₆	A ₅ 0 0 0 A ₅ B ₅ 0 A ₅	A4 0 0 0 A4 B4 0 A4	A ₃ 0 0 0 A ₃ B ₃ 0 A ₃	A ₂ 0 0 1 A ₂ B ₂ 1 A ₂	A1 0 0 0 A1 B1 0 A1	Ao 1 Ao 0 Ao Bo 1 Ao	Read RAM Option	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAM A[1 : Read RAM A[5:0]: XSA[4 B[5:0]: XEA[4 Specify the s window addr	LUT3 JT end POR] al. ce output level keep ous output before power off Option R] M corresponding to RAM0x24 M corresponding to RAM0x24 M corresponding to RAM0x24 tart/end positions of the ess in the X direction by an for RAM 5:0], XStart, POR = 00h 5:0], XEnd, POR = 15h tart/end positions of the ess in the Y direction by an
0 0 0 0 0 0	0 1 1 0 1 1 1 0	41 44	A7 0 0 0 0 0 0	A ₆ 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	As 0 0 0 0 As Bs	A4 0 0 0 A4 B4 0	A ₃ 0 0 0 A ₃ B ₃ 0	A ₂ 0 0 1 A ₂ B ₂ 1	A1 0 0 0 A1 B1	Ao 1 Ao 0 Ao Bo	Read RAM Option Set RAM X - address Start / End position Set Ram Y- address	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAI 1 : Read RAI 1 : Read RAI A[5:0]: XSA[! B[5:0]: XEA[! Specify the s	LUT3 JT end POR] al. ce output level keep ous output before power off Option R] M corresponding to RAM0x24 M corresponding to RAM0x24 M corresponding to RAM0x24 tart/end positions of the ess in the X direction by an for RAM 5:0], XStart, POR = 00h 5:0], XEnd, POR = 15h tart/end positions of the ess in the Y direction by an
0 0 0 0 0 0 0 0 0 0	0 1 0 1 1 1 1 1	41 44	A7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A ₆ 1 0 1 0 1 1 0 1 A ₆	A ₅ 0 0 0 A ₅ B ₅ 0 A ₅	A4 0 0 0 A4 B4 0 A4	A ₃ 0 0 0 A ₃ B ₃ 0 A ₃	A ₂ 0 0 1 A ₂ B ₂ 1 A ₂	A1 0 0 0 A1 B1 0 A1	Ao 1 Ao 0 Ao Bo 1 Ao	Read RAM Option Set RAM X - address Start / End position Set Ram Y- address Start / End position	11 Option for LL A[7:0]= 02h [22h Norm 07h Sour previ Read RAM C A[0]= 0 [POF 0 : Read RAH 1 : Read RAH 1 : Read RAH Specify the s window addr address unit A[5:0]: XSA[5 Specify the s window addr address unit A[5:0]: XEA[5 Specify the s window addr address unit A[8:0]: YSA[8	LUT3 JT end POR] al. ce output level keep ous output before power off Option R] M corresponding to RAM0x24 M corresponding to RAM0x24 M corresponding to RAM0x24 tart/end positions of the ess in the X direction by an for RAM 5:0], XStart, POR = 00h 5:0], XEnd, POR = 15h tart/end positions of the ess in the Y direction by an

Distributed by www.texim-europe.com

	man			-	-		-	-		-					
	D/C#			D6	D5	D4	D3	D2	D1	D0		Descripti		M fee De	ular Datta
0	0	46	0 A7	1 A6	0 As	0 A4	0	1 A2	1 A1	0 Ao	Auto Write RED RAM for Regular Pattern	Auto Write A[7:0] = 0 A[7]: The	0h [POR]		ular Pattern R = 0
												A[6:4]: Ste	ep Height,	POR= 00	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
												A[2:0]: Ste Step of all to Source) on according
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	200
												010	32	110	200
												011	64	111	200
												BUSY pac operation.		ut high du	ring
0	0	47	0	1	0	0	0	1	1 A1	1 Ao	Auto Write B/W RAM for Regular Pattern	Auto Write A[7:0] = 0		M for Reg	ular Pattern
0	2		A7	A ₆	A₅	A4	0	A ₂	A1	A0					
												A[7]: The A[6:4]: Ste Step of all to Gate	ep Height,	POR= 00	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												000	16	100	200
												010	32	110	200
												010	64	111	200
												UTT	04		200
												A[2:0]: Ste Step of all) on according
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	100	200
												010	32	110	200
												011	64	111	200
												During op high.	eration, B	USY pad	will output
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initi	al settings	for the R	AM X
0	1		0	0	A ₅	A ₄	Аз	A ₂	Aı	Ao	counter	address in	n the addr		
	<u> </u>		-				, 10					A[5:0]: 00			
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initi	al settings	for the P	AMV
-		ΨF								-		address in			
0	1	_	A7	A ₆	As	A ₄	A ₃	A ₂	A1	A ₀		A[8:0]: 00			
0	1		0	0	0	0	0	0	0	A ₈					
0	0	7F	0	1	1	1	1	1	1	1	NOP	does not module.	have any o it can be u emory Wri	effect on t	

7.Electrical Characteristics

7-1. Absolute maximum rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +50	°C
Storage Temp range	TSTG	-25 to+70	°C
Optimal Storage Temp	TSTGo	23±2	°C
Optimal Storage Humidity	HSTGo	55±10	%RH

7-2. Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C

Parameter	Symbol	Conditions	Applica ble pin	Min.	Тур.	Max	Units
Single ground	Vss	-		-	0	-	V
Logic supply voltage	Vci	-	VCI	2.2	3.0	3.7	V
Core logic voltage	V _{DD}		VDD	1.7	1.8	1.9	V
High level input voltage	VIII	-	-	0.8 V _{CI}		-	V
Low level input voltage	VIL	-	-	1	-	0.2 Va	V
High level output voltage	V _{OH}	IOH = - 100uA		0.9 VCI	-		V
Low level output voltage	V _{OL}	IOL = 100uA	-	1 - 1	-	0.1 Va	V
Typical power	Ртур	$V_{\alpha}=3.0V$	-	.	4.5	-	mW
Deep sleep mode	P _{stpy}	$V_{c1} = 3.0 V$	-	-	0.003	-	mW
Typical operating current	Iopr_V _{C1}	Va=3.0V	-	-	1.5	-	mA
Full update time	-	25 °C	-	-	2	-	sec
Fast update time	-	25 °C	-	-	1.5	-	sec
Partial update time	-	25 °C	-	-	0.26	-	sec
Sleep mode current	Islp_Va	DC/DC off No clock No input load Ram data retain	-	-	20		uA
Deep sleep mode current	Idslp_Va	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA

Notes:

1) Refresh time: the time it takes for the whole process from the screen change to the screen stabilization.

2) The difference between different refresh methods:

Full refresh: The screen will flicker several times during the refresh process;

Fast Refresh: The screen will flash once during the refresh process;

Partial refresh: The screen does not flicker during the refresh process.

Note: During the fast refresh or partial refresh of the electronic paper, it is recommended to add a full-screen refresh after 5 consecutive operations to reduce the accumulation of afterimages on the screen.

The Typical power consumption is measured with following pattern transition: from horizontal 2 gray scale pattern to vertical 2 gray scale pattern.(Note 7-1)The standby power is the consumed power when the panel controller is in standby mode. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by WINSTAR Display Vcom is recommended to be set in the range of assigned value \pm 0.1V.

Note 7-1 The Typical power consumption

WINSTAR



7-3. Panel AC Characteristics

7-3-1. MCU Interface

7-3-1-1. MCU Interface selection

The module can support 3-wire/4-wire serial peripheral. MCU interface is pin selectable by BS1 shown in Table 7-1.

			Pin Na	ime		
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	L	RES#	CS#	DC#	SCL	SDA
3-wire serial perip <mark>he</mark> ral interface (SPI) – 9 bits SPI	Н	RES#	CS#	L	SCL	SDA

Table 7-1 : Interface pins assignment under different MCU interface

Note: (1) L is connected to VSS and H is connected to VDDIO

7-3-1-2. MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 7-2

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	Н	L

Table 7-2 : Control pins status of 4-wire SPI



Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) † stands for rising edge of signal
- (3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 7-1 : Write procedure in 4-wire SPI mode

In the read operation (Command 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). After CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.




Figure 7-2 : Read procedure in 4-wire SPI mode

7-3-1-3. MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI


Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	Tie LOW	L
Write data	1	Data bit	Tie LOW	L

Table 7-3 : Control pins status of 3-wire SPI

Note:

WINSTAF

- (1) L is connected to VSS and H is connected to VDDIO
- (2) \uparrow stands for rising edge of signal





In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 7-4 shows the read procedure in 3-wire SPI.




Figure 7-4 : Read procedure in 3-wire SPI mode

7-3-2.Serial Peripheral Interface

Write m		la at	_		1
Symbol	Parameter	Min	Тур	Max	Unit
f _{scl}	SCL frequency (Write Mode)	-	-	20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	60	-	-	ns
t _{cshld}	Time CS# has to remain low after the last falling edge of SCLK	65	-	-	ns
t _{csнigн}	Time CS# has to remain high between two transfers	100	-	-	ns
t _{sclhigh}	Part of the clock period where SCL has to remain high	25	-	-	ns
t _{scllow}	Part of the clock period where SCL has to remain low	25	-	-	ns
t _{sisu}	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10	-	-	ns
					1
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40	-	-	ns
		40	-	-	ns
Read m		40	-	- Max	ns Unit
Read m	ode		- Typ -	- Max 2.5	
Read m Symbol	ode Parame <mark>ter</mark>		- Typ -	-	Unit
Read m Symbol f _{scL}	ode Parameter SCL frequency (Read Mode)	Min -	- Typ - -	-	Unit MHz
Read m Symbol f _{SCL} t _{CSSU}	ode Parameter SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK	Min - 100	- Typ - - -	-	Unit MHz ns
Read m Symbol f _{SCL} t _{CSSU} t _{CSHLD}	Ode Parameter SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK Time CS# has to remain low after the last falling edge of SCLK	Min - 100 50	- Typ - - - -	-	Unit MHz ns ns
Read m Symbol fscL tcssU tcsHLD tcsHIGH	Ode Parameter SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK Time CS# has to remain low after the last falling edge of SCLK Time CS# has to remain high between two transfers	Min - 100 50 250	- Typ - - - - - -	-	Unit MHz ns ns ns
Read m Symbol fscL tcssu tcshLD tcshIGH tscLHIGH	Parameter SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK Time CS# has to remain low after the last falling edge of SCLK Time CS# has to remain high between two transfers Part of the clock period where SCL has to remain high	Min - 100 50 250 180	- Typ - - - - - - - 50	2.5 - - - -	Unit MHz ns ns ns ns

Note: All timings are based on 20% to 80% of VDDIO-VSS




Table 7-4: Serial Peripheral Interface Timing Characteristics

Figure 7-5: SPI timing diagram

 \leftrightarrow t_{SOHLD}

tsosu 🗧

SDA (Read Mode)

XXXXX





8. Optical Specifications

8.1. Specifications

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	at 25 °C		3	-	sec	
Life		Topr		1000000times or 5years			

Notes:


8-1. Luminance meter: Eye-One Pro Spectrophotometer.

8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

8-3. WS: White state, DS: Dark state



9. Reference Circuit





10. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh blackwhite E-paper Display, three-color (black, white and red/Yellow) E-paper Dis-play and four-color(black, white, red and yellow) WINSTAR Display 's Epaper Display. And it is also added the functions of USB serial port, FLASH c hip, font chip, current detection ect. Development Kit consists of the development board and the pinboard.

Supported development platforms include STM32, ESP32, ESP8266, Arduino UNO, etc.




11. Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25 °C, 240 h Test in white pattern
2	High-Temperature Storage	T=70° C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=50°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50° C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25° C 30min]→[+70 ° C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m ² for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)

Note: Put in normal temperature for 1hour after test finished, display performance is ok.

12. Typical Operating Sequence

12.1 Normal Operation Flow




13.Inspection method and condition

13.1 Inspection condition

WINSTAR

Item	Condition
Illuminance	≥1000 lux
Temperature	22°C ±3°C
Humidity	45-65 % RoHS
Distance	≥30cm
Angle	±45 °
Inspection method	By eyes



13.2 Display area 13.2.1 Zone definition:

		基7	板辺	绿
		С	⊠⊅	t V
			в	区域
A Zone:	Active area			A 区域
B Zone:	Border zone			
C Zone:	From B zone edge to panel edge			



13.3 General inspection standards for products 13.3.1 Appearance inspection standard

Inspec	tion item	Fi	gure	A zone inspection standard	B/C zone		spection	MAJ/ MIN
Spot defects	Spot defects such as dot, foreign matter, air bubble, and dent etc.	Diameter D=(L+W)/2 $(L-length \ W-width)$ Measuring method shown in the figure below D=(L+W)/2 D=(L+W)/2 Major axis D2 Major axis D1	A spec module The distance between the two spots should not be less than 10mm B spec module The distance between the two spots should not be less than 5mm (Outside the AA area, ignore if not serious when checking by eyes)	$\begin{array}{l} 7.5"-13.3"Module (Not include 7.5"):\\ D>1mm N=0 0.50.5 N=0 0.40.5 N=0 0.4$	Foreign matter D≤1mm Pass			MIN
Insp	pection item		Figure	A zone inspection standa	rd	B/C zone	Inspection	
Line defects	Line defects as scratc hair etc.		A spec module The distance between the two lines should m be less than 5mm dth, B spec module The distance between the two lines should m be less than 5mm (Outside the AA area ignore if not seriou when checking by eyes)	N≤2 L≤5mm, W≤0.5mm I 4.2"-7.5"Module (Not include 4.2 L>8mm,N=0 W>0.2mm, 2mm≤L≤8mm, 0.1mm≤W≤0.2mm L≤2mm, W≤0.1mm Ignore Module below 4.2": L>5mm,N=0 W>0.2mm, N=(2mm≤L≤5mm, 0.1mm≤W≤0.2mm L≤2mm, W≤0.1mm Ignore No affect on display	=0 im ignore ") : N=0 n N≤4	Ignore	Check by eyes Film gauge	MIN

Distributed by www.texim-europe.com

WAA0154A2ANA4NXXX000

Inspection item		Figure	Inspection standard		MA J/ MIN
Panel chipping and crack defects	TFT panel chipping	X the length, Y the width, Z the chipping height, T the thickness of the panel	$ \begin{array}{l} \mbox{Chipping at the edge:} \\ \mbox{Module over 7.5" (Include 7.5") :} \\ \mbox{X \leq 6mm, Y \leq 1mm Z \leq T N=3} & \mbox{Allowed} \\ \mbox{Module below 7.5" (Not include 7.5"):} \\ \mbox{X \leq 3mm, Y \leq 1mm Z \leq T N=3} & \mbox{Allowed} \\ \mbox{Chipping on the corner:} \\ \mbox{IC sideX \leq 2mm Y \leq 2mm, Non-IC sideX \leq 1mm Y \leq 1mm .} & \mbox{Allowed} \\ \mbox{Note:} \\ \mbox{1. Chipping should not damage the edge wiring. If it does not affect the display, allowed} \\ \mbox{2. The size of the chipping is larger than the above conditions but the display is normal, it can be taken as the B spec.} \\ \end{array} $	Check by eyes Film gauge	MIN
	Crack	玻璃裂纹	Crack at any zone of glass, Not allowed	Check by eyes、 Film gauge	MIN
	Burr edge	+,	No exceed the positive and negative deviation of the outline dimensions X+Y≤0.2mm Allowed	Calliper	MIN
	Curl of panel	H Curl height	Curl height H≤Total panel length 1% Allowed	Check by eyes	MIN

Remarks: The total number of defects in a single piece of A-spec glass is not allowed to exceed 4.

Inspec	tion item	Figure	Inspection standard	Inspecti on method	MAJ / MIN
PS defect	Water proof film		 Waterproof film damage, wrinkled, open edge, not allowed Exceeding the edge of module(according to the lamination drawing) Not allowed Edge warped exceeds height of technical file, not allowed 	Check by eyes	MIN
RTV defect	Adhesive effect		Adhesive height exceeds the display surface, not allowed 1 .Overflow, exceeds the panel side edge, affecting the size, not allowed 2 .No adhesive at panel edge≤1mm, mo exposure of wiring, allowed 3. No adhesive at edge and corner1*1mm, no exposure of wiring, allowed Protection adhesive, coverage width within W≤1.5mm, no break of adhesive, allowed	Check by eyes	MIN
	Adhesive re-fill		Dispensing is uniform, without obvious concave and breaking, bubbling and swell, not higher than the upper surface of the PS, and the diameter of the adhesive re-filling is not more than 8mm, allowed	Check by eyes	MIN
EC defect	Adhesive bubble	TFT边缘 防水胶涂布区 封边胶边缘 防水胶涂布区 。 Border外缘(PPL边缘)	 Effective edge sealing area of hot melt products ≥1/2 edge sealing area; Bubble a+b/2≥1/2 effective width, N≤3, spacing≥5mm, allowed No exposure of wiring, allowed 	Check by eyes	MIN



WAA0154A2ANA4NXXX000

Inspecti	ion item	Figure	Inspection standard	Inspection method	MAJ/ MIN
EC defect	Adhesive effect		 Overflow, exceeds the panel side edge, affecting the size, not allowed No adhesive at panel edge≤1mm, mo exposure of wiring, allowed No adhesive at edge and corner 1*1mm, no exposure of wiring, allowed Adhesive height exceeds the display surface, not allowed 	Visual, caliper	MIN
Silver dot adhesive defect	Silver dot adhesive		 Single silver dot dispensing amount ≥1mm, allowed One of the double silver dot dispensing amount is ≥1mm and the other has adhesive (no reference to 1mm) Allowed 	Visual	MIN
delect			Silver dot dispensing residue on the panel ≤ 0.2 mm, allowed	Film gauge	MIN
	FPC wiring		FPC, TCP damage / gold finger peroxidation, adhesive residue, not allowed	Visual	MIJ
FPC defect	FPC defect FPC	The height of burr edge of TCP punching surface \geq 0.4mm, not allowed	Caliper	MIN	
	FPC damage/cr ease		Damage and breaking, not allowed Crease does not affect the electrical performance display, allowed	Check by eyes	MIN

Inspecti	Inspection item Figure Inspection standard		Inspection method	MAJ/ MIN	
Protective	Protective	Scratch and crease on the surface but no affe	ct to protection function, allowed	Check by eyes	MIN
film defect	film	Adhesive at edge L≤5mm, W≤0.5mm, N=	2, no entering into viewing area	Check by eyes	MIN
Stain defect	Stain	If stain can be normally wiped clean by > 99	% alcohol, allowed	Visual	MIN
Pull tab defect	Pull tab	The position and direction meet the documer film can be pulled off.	e position and direction meet the document requirements, and ensure that the protective m can be pulled off.		MIN
Shading tape defect	Shading tape	Tilt≤10°, flat without warping, completely co	ïlt≤10°, flat without warping, completely covering the IC.		MIN
Stiffener	Stiffener		lat without warping, Exceeding the left and right edges of the FPC is not allowed. eft and right can be less than 0.5mm from FPC edge		MIN
Label	Label/ Spraying code	he content meets the requirements of the work sheet. The attaching position meets the quirements of the technical documents.		Check by eyes	MIN

Remarks: The definition of other appearance B spec products, no affect to the display, and no entering into the viewing area.



14. Handling, Safety and Environmental Requirements

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status					
Product specification	The data sheet contains final product specifications.				
	Limiting values				
Limiting values given	are in accordance with the Absolute Maximum Rating System				
(IEC 134).					
Stress above one or I	nore of the limiting values may cause permanent damage to				
the device <mark>.</mark>					
These are <mark>stress r</mark> ati	ngs only and operation of the device at these or any other				
conditions above tho	se given in the Characteristics sections of the specification is				
not implied. Exposure to limiting values for extended periods may affect device					
reliability.					
Application information					
Where application information is given, it is advisory and dose not form part of					

Product Environmental certification

RoHS

the specification.



15. Packaging

TBD



16. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.



Disclaimer

ALL PRODUCTS, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Texim Europe B.V. its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Texim"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Texim makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product.

It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application.

Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time.

All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts.

Please contact us if you have any questions about the contents of the datasheet.

This may not be the latest version of the datasheet. Please check with us if a later version is available.





Headquarters & Warehouse

Elektrostraat 17 NL-7483 PG Haaksbergen The Netherlands

T:	+31 (0)53 573 33 33
E:	info@texim-europe.com
Homepage:	www.texim-europe.com





The Netherlands

Elektrostraat 17 NL-7483 PG Haaksbergen

T: +31 (0)53 573 33 33 E: nl@texim-europe.com



Belgium

Zuiderlaan 14, box 10 B-1731 Zellik

T: +32 (0)2 462 01 00 E: belgium@texim-europe.com



UK & Ireland

St Mary's House, Church Lane Carlton Le Moorland Lincoln LN5 9HS

T: +44 (0)1522 789 555 E: uk@texim-europe.com



Germany Bahnhofstrasse 92

D-25451 Quickborn

T: +49 (0)4106 627 07-0 E: germany@texim-europe.com



Germany

Martin-Kollar-Strasse 9 D-81829 München

T: +49 (0)89 436 086-0 E: muenchen@texim-europe.com



Austria Warwitzstrasse 9 A-5020 Salzburg

T: +43 (0)662 216 026 E: austria@texim-europe.com



Nordic Stockholmsgade 45 2100 Copenhagen

T: +45 88 20 26 30 E: nordic@texim-europe.com



Martin-Kollar-Strasse 9 D-81829 München

T: +49 (0)89 436 086-0 E: italy@texim-europe.com

2025

www.texim-europe.com